

NOISE IN MOSFETS

1. Thermal Noise
2. $\frac{1}{f}$ or flicker noise
10. Thermal noise

- Generated by parasitic resistances at
 - drain (R_D)
 - source (R_S)
 - gate (R_G)

- For each R , add noise source

$$R \quad \sqrt{i_R^2} = \sqrt{\frac{4kT}{R}}$$

- DOMINANT SOURCE is ^{thermal} noise from channel
- Sat $i_{th}^2 = 4kT \gamma g_m$ where $\gamma = \frac{2}{3}$ long channel
- ~~testing~~ $\gamma = 2.5$ 0.25 μm FETS

TRIODE

$$i_{th}^2 = \frac{4kT}{R_{ch}} = 4kT g_m \quad (\gamma = 1)$$


2. Flicker or $1/f$ noise

- Electrons trapped & detrapped at Si/SiO₂ interface
- $\Rightarrow \Delta I_D$ due to R-G to & from trap states.

$$\tau_{R-G} \sim \mu s$$

$$S_i(f) \sim \frac{1}{f}$$

Falls off at high frequencies.



- SPICE Model ($N_{LEV} = 0$)

$$\sqrt{i_{1/f}^2} = \sqrt{\frac{KF \cdot I_D^{AF}}{(C_{ox} \cdot L)^2 f}}$$

$KF = \text{flicker noise coefficient} \sim 10^{-30} A^{2-AF} \left(\frac{F}{Hz}\right)$


$I_D = I_D$ (DC drain current)

$AF = \text{flicker noise exponent} (0.5 - 2)$


$f = \text{frequency}$


- SPICE MODEL (NLEV = 1)

$$\sqrt{i_{1/f}^2} = \sqrt{\frac{KF \cdot I_D^{AF}}{C_{ox}^2 W L f}}$$



- Dominant sources from channel -
For hand calculations ignore rest.





$$\sqrt{v_{th}^2} = \frac{\sqrt{i_{th}^2}}{g_m}$$

$$\sqrt{v_{1/f}^2} = \frac{\sqrt{i_{1/f}^2}}{g_m}$$

NOTE :

(analog)

Small signal model is a LINEAR model → Noise calculation goes exactly as before.

GOAL: OP-AMP CH. 25






FIG 25.11



Current Mirror for DC biasing
Current Mirrors CH. 20

Current Sources & Sinks Ch. 20Current MirrorCurrent Sink (NMOS)BASIC EQUATIONS


$$I_{D1} = \frac{\beta_1}{2} (V_{GS} - V_{TH})^2$$

$$I_{D2} = \frac{\beta_2}{2} (V_{GS} - V_{TH})^2$$

$$\frac{I_{D2}}{I_{D1}} = \frac{W_2/L_2}{W_1/L_1} = \frac{W_2 L_1}{W_1 L_2}$$

$$I_{D1} = \frac{V_{DD} - V_{GS}}{R} = \frac{\beta_1}{2} (V_{GS} - V_{TH})^2$$

⇒ solve Quadratic Eqⁿ for V_{GS}

~~DESIGN~~

IDEAL Current source has ∞ output R.

$$r_{o2} = \frac{1}{\lambda I_{O2}} = \text{BIG}$$

DESIGN VARIABLES

$L_1, W_1, L_2, W_2, V_{GS}$

- Keep r_{o2} as high as possible

$\Rightarrow$ choose $L_2 \sim 2-5 \times$ minimum L
 - reduces channel length modulation
 high field effects
 DIBL

Choose $L_1 = L_2$.

• V_{GS} : (i) choose so that you stay in saturation

$$V_{DS} > V_{GS} - V_{TH} \Leftrightarrow \text{sets upper limit}$$

$$(ii) I_{D2} = \frac{\mu_n C_{ox}}{2} \frac{W_2}{L_2} (V_{GS} - V_{TH})^2$$

For V_{GS} approaching V_{TH} , need BIG W_2 to get enough current.

Rule of thumb: choose $V_{GS} \sim 200 \text{ mV}^{+500} > V_{TH}$.

$$\Rightarrow \frac{I_{D2}}{I_{D1}} = \frac{W_2}{W_1} \text{ only design vars. left.}$$

EG: Design $I_{D2} = 10 \mu A$ w/ $V_{DD} = 5V$ (CM20 process)

1) Choose $V_{GS} = \cancel{10 \mu A} \cancel{2.5V} 1.2V$

2) Choose $L_1 = L_2 = 5 \mu m$

3) Find R : (assume $I_{D1} = I_{D2} = 10 \mu A$) $\Leftrightarrow W_1 = W_2$

$$R = \frac{V_{DD} - V_{GS}}{I_{D1}} = \frac{5 - 1.2(V)}{10 e^{-13} (mA)} = 380 k\Omega$$

$$4) I_{D1} = I_{D2} = 10 \mu A = \frac{K_P}{2} \frac{W}{L} (V_{GS} - V_{TH})^2$$

$$= \frac{50 \frac{\mu A}{V^2}}{2} \frac{W}{5 \mu m} (1.2 - 0.83)^2 \Leftrightarrow W_1 = W_2 = 14.61 \mu m \swarrow \searrow 15 \mu m$$

BIASING REQUIREMENT

To keep M2 in saturation:


$$V_{DS2} > V_{GS} - V_{THN} = 1.2 - 0.83 = \underline{0.37 \text{ V}}$$

$$V_{DS2} > 0.37 \text{ V} \quad (\text{excess gate voltage})$$


Output resistance

$$r_o = \frac{1}{\lambda I_o} = \frac{1}{0.001 \times 10^{-3} \text{ A}} = 1.67 \text{ M}\Omega$$

Low f AC small signal Analysis:



Multiple Mirrors



$$V_{DS} > 0.37 \text{ V}$$

CURRENT SOURCES (PMOS)

