

Digital Integrated Circuit (IC) Layout and Design - Week 4, Lecture 7

- <http://www.ee.ucr.edu/~rlake/EE134.html>

EE134

1

Reading

- Week 1 - Read Chapter 1 of text.
- Week 2 - Read Chapter 2 of text.
- Week 3 - Read Chapter 3 of text.
- Week 4 - Read Chapter 5 of text.

EE134

2

Review

□ MOS Transistor (Ch. 3)

- Modes of Operation
- Deep sub-micron MOS
- Latch-up (finish up)



New


□ Inverter (Ch. 5)

- Voltage transfer curve (VTC)
- Switching Point

EE134

3

Current-Voltage Relations A good ol' Transistor



EE134

4

Modes of Operation (Good ol' Transistor)

□ Cutoff:

$$V_{GS} < V_T \quad I_D = 0$$

□ Resistive or Linear:

$$\begin{aligned} V_{DS} &< V_{GS} - V_T \quad \& \\ V_{GS} &> V_T \end{aligned}$$

$$I_D = \mu_n \cdot C_{ox} \cdot \frac{W}{L} \cdot \left[(V_{GS} - V_T) \cdot V_{DS} - \frac{V_{DS}^2}{2} \right]$$

□ Saturation


$$\begin{aligned} V_{DS} &> V_{GS} - V_T \\ V_{GS} &> V_T \end{aligned}$$

$$I_D = \frac{\mu_n \cdot C_{ox}}{2} \cdot \frac{W}{L} \cdot (V_{GS} - V_T)^2 (1 + \lambda \cdot V_{DS})$$

A Model for Manual Analysis

$V_{DS} > V_{GS} - V_T$ Saturation:

$$I_D = \frac{k'_n}{2} \cdot \frac{W}{L} \cdot (V_{GS} - V_T)^2 \cdot (1 + \lambda \cdot V_{DS})$$



$V_{DS} < V_{GS} - V_T$ Resistive:


$$I_D = k'_n \cdot \frac{W}{L} \cdot \left[(V_{GS} - V_T) \cdot V_{DS} - \frac{V_{DS}^2}{2} \right]$$

with

$$V_T = V_{T0} + \gamma \cdot \left(\sqrt{|2\phi_F + V_{SB}|} - \sqrt{|2\phi_F|} \right)$$

Current-Voltage Relations


The Deep-Submicron Era



EE134

7

I_D versus V_{DS}




EE134

8

Regions of Operation - Simplified

◆ Define $V_{GT} = V_{GS} - V_T$ $V_{DSAT} \approx L \cdot \xi_c$




EE134

9

A Unified Model for Manual Analysis

define $V_{GT} = V_{GS} - V_T$



for $V_{GT} \leq 0$: $I_D = 0$

for $V_{GT} \geq 0$:


$$I_D = k' \cdot \frac{W}{L} \cdot \left(V_{GT} \cdot V_{min} - \frac{V_{min}^2}{2} \right) \cdot (1 + \lambda \cdot V_{DS})$$

with $V_{min} = \min(V_{GT}, V_{DS}, V_{DSAT})$

EE134

10

Simple Model versus SPICE



EE134

11

Transistor Model for Manual Analysis

Table 3.2 Parameters for manual model of generic 0.25 μm CMOS process (minimum length device).

| | V_{TH} (V) | γ ($\text{V}^{0.5}$) | V_{DSAT} (V) | K' (A/V^2) | λ (V^{-1}) |
|------|---------------------|-------------------------------|----------------|-------------------------|-------------------------------|
| NMOS | 0.43 | 0.4 | 0.63 | 115×10^{-6} | 0.06 |
| PMOS | -0.4 | -0.4 | -1 | -30×10^{-6} | -0.1 |


I keep all signs positive for PMOS and use V_{SG} , V_{SD} , I_{SD} .

EE134

12

Ch. 5



The CMOS Inverter: A First Glance



EE134

13

CMOS Inverter





EE134

14

Two Inverters

Share power and ground


Abut cells




EE134

15

CMOS Inverter First-Order DC Analysis



$$V_{in} = V_{DD}$$



$$V_{in} = 0$$

$$\begin{aligned} V_{OL} &= 0 \\ V_{OH} &= V_{DD} \\ V_M &= f(R_n, R_p) \end{aligned}$$



EE134

16

CMOS Inverter Properties

- Full rail-to-rail voltage swing
 - $V_{OH} = V_{DD}$ & $V_{OL} = 0$
- Logic levels independent of transistor size
 - “Ratioless” logic
- Low output resistance ($k\Omega$ range)
- High input resistance
- No direct current path in steady state (ignoring leakage)

CMOS Inverter: Transient Response






Voltage Transfer Characteristic

EE134


PMOS Load Lines



EE134

20


CMOS Inverter Load Characteristics



EE134

21


CMOS Inverter VTC



EE134

22


Switching Threshold as a function of Transistor Ratio



EE134

23


Determining V_{IH} and V_{IL}

**A simplified approach**

$$V_{IH} - V_{IL} = -\frac{(V_{OH} - V_{OL})}{g} = \frac{-V_{DD}}{g}$$

$$V_{IH} = V_M - \frac{V_M}{g} \quad V_{IL} = V_M + \frac{V_{DD} - V_M}{g}$$


$$NM_H = V_{DD} - V_{IH} \quad NM_L = V_{IL}$$



EE134

24

Inverter Gain




$$g = -\frac{1}{I_D(V_M)} \frac{k_n V_{DSATn} + k_p V_{DSATp}}{\lambda_n - \lambda_p}$$

$$\approx \frac{1+r}{(V_M - V_{Tn} - V_{DSATn}/2)(\lambda_n - \lambda_p)}$$

EE134

25

Gain as a function of VDD



EE134

26

Impact of Process Variations

