
3. The p-type Si substrate should be at the lowest voltage on chip to keep diodes $1-3$ reverse biased.
4. The n-well should be tied to the highest voltage on chip ( $V_{D D}$ ) to keep diodes $3-5$ reverse biased.
5. The electric fields are higher in the modern short channel transistor than in the long channel transistor because the voltages have not scaled down as fast as the spatial dimensions. At a high enough field, called the critical field (Ec), the velocity of the electrons or holes saturate and the FET enters into the velocity saturation regime. For $V_{G S}=V_{D D}$, the drain current of the modern FETS saturate due to velocity saturation. This occurs at a lower drain voltage $\mathrm{V}_{\mathrm{DS}}$ than saturation in long channel FETs. In the velocity saturation regime, the drain current dependence on gate voltage is linear rather than quadratic as it is for long channel FETs in saturation.
6. $S=\frac{n k_{B} T}{q} \ln (10) \underset{n=1}{q}=\left\{\left.\begin{array}{c}60 \mathrm{mV} / \mathrm{dec} @ 27^{\circ} \mathrm{C} \\ 74 \mathrm{mV} / \mathrm{dec} @ 100^{\circ} \mathrm{C}\end{array} \quad \frac{l_{\text {on }}}{l_{\text {off }}}\right|_{\max }=10^{V_{D D} / S}\right.$

$$
S\left(100^{\circ} \mathrm{C}\right)=\frac{373.15}{300} S(300 \mathrm{~K})
$$

$$
\left.\frac{I_{\mathrm{on}}}{I_{\mathrm{off}}}\right|_{\max }=10^{V_{D D} / S}=\left\{\begin{array}{c}
10^{2.5 / 0.1}=10^{25}(\mathrm{~T}=300 \mathrm{~K}) \\
10^{2.5 / 0.1244}=1.26 \times 10^{20}\left(\mathrm{~T}=100^{\circ} \mathrm{C}\right)
\end{array}\right.
$$

7. At the switching threshold, the voltages on the inverter are as shown at right.

$$
\begin{aligned}
& I_{D}=k^{\prime} \cdot \frac{W}{L} \cdot\left(V_{G T} \cdot V_{\min }-\frac{V_{\min }^{2}}{2}\right) \cdot\left(1+\lambda \cdot V_{D S}\right) \\
& \text { with } V_{\min }=\min \left(V_{G T}, V_{D S}, V_{D S A T}\right)
\end{aligned}
$$



The unified model for the current from Fig. 3-23 is shown above. For the two cases of $V_{m}=1 V$ and $V_{m}=1.5 V$, we must determine $\mathrm{V}_{\text {min }}$ using values from the table below.

Values to use from Table 3-2, p. 103. Note, in my convention, all PMOS voltages are positive.

|  | $\mathrm{V}_{\text {TO }}(\mathrm{V})$ | $\gamma\left(\mathrm{V}^{0.5}\right)$ | $\mathrm{V}_{\text {Dsat }}(\mathrm{V})$ | $\mathrm{k}^{\prime}\left(\mathrm{A} / \mathrm{V}^{2}\right)$ | $\lambda\left(\mathrm{V}^{-1}\right)$ |
| :--- | :--- | :--- | :--- | :--- | :--- |
| NMOS | 0.43 | 0.4 | 0.63 | $115 \times 10^{-6}$ | 0.06 |
| PMOS | 0.4 | 0.4 | 1.0 | $30 \times 10^{-6}$ | 0.1 |

(a) $V_{m}=1 V$

NMOS
$V_{G T}=V_{G S}-V_{T N}=1.0-0.43=0.57$
$\left.\begin{array}{l}V_{D s a t, n}=0.63 \\ V_{D S}=1.0\end{array}\right\} \Rightarrow V_{\min }=V_{G T}=0.57$
PMOS

$\left.\begin{array}{l}V_{G T}=V_{S G}-V_{T P}=1.5-0.4=1.1 \\ V_{D s a t, p}=1.0 \\ V_{S D}=1.5\end{array}\right\} \Rightarrow V_{\min }=V_{\text {Dsat }, p}=1.0$

The NMOS is operating in charge saturation and the PMOS is operating in velocity saturation. (Sorry, I didn't realize this when I wrote the question). We might as well derive a general expression for $W_{p} / W_{n}$ valid for all regions of operation. Since the two transistors are in series, their drain currents are the same. Therefore, we equate the two unified expressions for the current and rearrange to pull our the $W_{p} / W_{n}$ ratios.
The drain current of the NMOS is,

$$
I_{D}=k_{n}^{\prime} \frac{W_{n}}{L_{n}} V_{\min , n}\left(V_{m}-V_{T n}-\frac{V_{\min , n}}{2}\right)\left(1-\lambda V_{D S, n}\right)
$$

And the drain current of the PMOS is,

$$
I_{D}=k_{p}^{\prime} \frac{W_{p}}{L_{p}} V_{\min , p}\left(V_{D D}-V_{m}-V_{T p}-\frac{V_{\min , p}}{2}\right)\left(1-\lambda V_{S D, p}\right)
$$

Equating the two expressions and pulling out the $W_{p} / W_{n}$ ratios gives

$$
\frac{W_{p} / L_{p}}{W_{n} / L_{n}}=\frac{k_{n}^{\prime} V_{\min , n}\left(V_{m}-V_{T n}-\frac{V_{\min , n}}{2}\right)\left(1-\lambda V_{m}\right)}{k_{p}^{\prime} V_{\min , p}\left(V_{D D}-V_{m}-V_{T p}-\frac{V_{\min , p}}{2}\right)\left(1-\lambda\left(V_{D D}-V_{m}\right)\right)}
$$

Putting in all of the constants from Table 3-2 gives

$$
\frac{W_{p} / L_{p}}{W_{n} / L_{n}}=\frac{115 \cdot V_{\min , n}\left(V_{m}-0.43-\frac{V_{\min , n}}{2}\right)\left[1-0.06 \cdot V_{m}\right]}{30 \cdot V_{\min , p}\left(2.5-V_{m}-0.4-\frac{V_{\min , p}}{2}\right)\left[1-0.1 \cdot\left(2.5-V_{m}\right)\right]}
$$



Now plug and chug.
(a) $V_{m}=1.0, V_{\text {min }, \mathrm{n}}=0.57$, and $V_{\text {min }, \mathrm{p}}=1.0 \Rightarrow \mathrm{~W}_{\mathrm{p}} / \mathrm{W}_{\mathrm{n}}=1.15$
(b) $V_{m}=1.5, V_{\text {min }, \mathrm{n}}=0.63$, and $V_{\text {min }, \mathrm{p}}=0.6 \rightarrow \mathrm{~W}_{\mathrm{p}} / \mathrm{W}_{\mathrm{n}}=10.2$

NMOS
$\left.\begin{array}{l}V_{G T}=V_{G S}-V_{T N}=1.5-0.43=1.07 \\ V_{D s a t, n}=0.63 \\ V_{D S}=1.5\end{array}\right\} \Rightarrow V_{\min }=V_{D s a t, n}=0.63$

## PMOS

$\left.\begin{array}{l}\begin{array}{l}V_{G T}=V_{S G}-V_{T P}=1.0-0.4=0.6 \\ V_{D s a t, p}=1.0 \\ V_{S D}=1.0\end{array}\end{array}\right\} \Rightarrow V_{\min }=V_{G T}=0.6$

